nitin kala
Junior Member level 1
![Junior Member level 1](/styles/images/ranks/clevel1.gif)
Hi all,
While doing removal & recovery time characterization for 45nm library, i find erroneous results for high clock pin & CDN/SDN pin transition time.
Please suggest me what measures can be taken for characterizing flops with higher transition times values of clock signal
or asynchronous signals ( reset/clear ).
Regards,
Nitin
While doing removal & recovery time characterization for 45nm library, i find erroneous results for high clock pin & CDN/SDN pin transition time.
Please suggest me what measures can be taken for characterizing flops with higher transition times values of clock signal
or asynchronous signals ( reset/clear ).
Regards,
Nitin