Asynchronous FIFO verification

Status
Not open for further replies.
M

Mina Magdy

Member level 3
Joined
Jun 19, 2012
Messages
67
Helped
6
Reputation
12
Reaction score
5
Trophy points
1,288
Location
Cairo, Egypt
Visit site
Activity points
1,742
Hi all
i have designed an asynchronous FIFO and i would like to verify it but i am little confused what technique is better using assertion based verification or using normal simulation based verification(normal test-bench) .
i would be glade if you could help me
 

If it is only a FIFO, then using a normal testbench is sufficient. Use an assertion based/methodology based testbench only if you intend to pick up any of the skills of writing complex testbenches.
 

If you understand assertion or SVA, it could be very efficient and tiny, especially for simple check like FIFO overflow/underflow. I disagree that assertion should be applied on complex testbenches only.
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…