Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Asynchronous communication scheme

Status
Not open for further replies.

arunragavan

Advanced Member level 1
Advanced Member level 1
Joined
Jul 1, 2004
Messages
415
Helped
30
Reputation
60
Reaction score
9
Trophy points
1,298
Location
India
www.mitindia.edu
Activity points
5,028
gals communication scheme

Does anyone have any idea of how to simulate an asynchronous communication scheme between two blocks using FIFOs..the design has two fifos .. one acts as sender and the other as receiver..

i want to know the sets which are involved n the simulation.. and i want to know how to design a PCC?-pausable clockin scheme..

with regards,
 

I believe asynchronous communication between two fifos is rather difficult. Why not synchronous communication?
 

Its easier to design syc communication between 2 fifos rather than having async. communication.
 

actually am designing a GALS processor which has async communication scheme where the communication between two blocks which are clocked seperately..
synch communication aint possible.. thats why i need to setup this type of communication usin two FIFOs..

with regards,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top