Astro & Blockage, Pin & Via

[cin]

Anyone can tell me how to create a Astro cell library from TSMC std cell.

I've no problem generating the *.CEL using *.tf & *.gds2. However when I try to generate *.FRAM by extracting blockage, Pin & via from the std cell, i keep getting the error messages saying something like "VDD & VSS" is outside cell boundary and " found 0 p/g ....".

I run DRC check after I finished generating the *.FRAM, most of the *.FRAM fail DRC check.

Anyone know the commands to extract blockage, pin & via from tsmc25 ?
Thanks !

 

[linuxluo]

hi,
I think maybe using lef file is more easy and smooth.

 

[zyphor]

I have no problem to extract fram view of std cell, just following Astro user guide's flow.

 

[chyau]

you can modify cell boundary after generating cell view.
If you don't fix this problem, you will generate many problem on placement.