Was wondering why CST shows an error, when I assign a port to a microstrip line at the stripline( dimensions of the port= dimensions of the stripline, except for the height/thickness equal to the substrate.
Once I increases the width of the port, it simulates well. Now my question is why do I have to invrease the width? Why is it such a necessity?
Please have a look at the attached image and perhaps suggest a reason for such behavior.
Now my question was actually, don't know whether you've noticed or not that in Fig 2(previous image) The port end(downwards) didn't reach the end of the substrate or ground plane.
and also it must touch or come atleast in level with the ground plane.
Hence I guess CST ports tolerate a minimum height of port of 1.8*h
Can you also help me to give me an idea as to how the surface current pattern would look like in a cpw structure, and do you think the pattern would look to some extent different than a microstrip line?
Hi fiwi,
Many Thanks for the reply. I didn't quite get your first method(looked like a coax mid conductor with discrete port). And your second method, trust me I've tried connecting the stipline with the ground using discrete ports and even simulated changing the direction. The S11 & S21 results didn't match with those simulated using a 50ohm sma at lower Microwave frequencies. However, if you happen to have the dimensions of a 3.5mm connector(smaller in size than sma) used for 18GHz and above, could you share it with me? I can't find any other solution to account for a 50ohm feedline in CST.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?