ask for proper solution for this synthesizer

Status
Not open for further replies.

amicloud

Full Member level 2
Joined
Oct 11, 2004
Messages
138
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
1,100
yendory.multiply.com

1,Freq range: 1.8GHz-2.2GHz
2,step:500KHz or 100KHz
3,phase noise -90dBc/Hz@1KHz.


Thanks

Liu
 

lmx2347

I would start with Analog Devices for the PLL and perhaps Minicircuits or Z-Comm for the VCO.

Use Analog Devices' free software ADIPLL for simulating the sythesizer. Should be pretty staight forward.

Rod
 

pll chip normalized phase noise

Amicloud,

It will be not so "pretty stight forward" as yendori said. Minus 90dBc/Hz at 1kHz will be not an easy task on 2GHz. You will need a low noise PLL chip and good low noise VCO. Something like LMX2347 (integer PLL with -217dBc normalized phase detector noise) or similar may do the job, altough it is crytical due to the very high multiplication ratio (20000) in your case. Use of a fractional PLL chip, which allows the multiplication ratio to be lowered drastically, can be a better choise. National, ADI and Fujitsu are making some sigma-delta fractional chips.

BR,
Stoyanov.
 

    amicloud

    Points: 2
    Helpful Answer Positive Rating
fractional -n pll

Once I planned to use DDS for fine resolution and low phase noise, and then mutiply it to higher frequencies.Is it possible?
I planed use one 100Mhz crystal oscillator, and multiply to 400mHz,then drive the DDS to produce 110-125MHz, and multiply it with 16 to get the freq.

hope for comments.
 

solution phase synthesizer

from 100M to 400m, how to multiply?
 


Like I said straight forward. I can get 90dBc/Hz @ 1KHz with a sprectum analyzer tied behind my back.[/quote]
 

I cant understand, spectrum analyzer tied behind your back? joke? Is 90dBc/Hz @ 1KHz possible for some kind of VCO at this freq?

best regards,
Liu

Added after 57 seconds:

mooner said:
from 100M to 400m, how to multiply?

using multipliers from minicircuits.
 

Near-to-carrier PN problems are solved by Sigma-Delta PLL circuits.Because around the carrier, loop filter can not sufficiently attenuate the noise components therefore the near-to-carrier noises should be pushed out the bandwidth as much as possible
 

Here's your part number.

STW81101

You can download the complete data sheet from the ST web page.
Simpler solution respect to the one you have proposed.

The ony parameter that doesnt fit is the 500kHz step, because the min. step is 200kHz.

I hope it can help.
Mazz
 

-90dBc/Hz @ 1 kHz is quite aggressive specification at that frequency..

You need some chance..
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…