ASIC synthesis and routing

Status
Not open for further replies.
R

rajavel.rv

Member level 3
Joined
Dec 1, 2010
Messages
66
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Pondichéry, Puducherry, India, India
Visit site
Activity points
1,685
Hi, I am need a help for how Design flow of ASIC synthesis and routing will happen, and which tool is very useful for me to synthesis my HDL coding, and share the steps.

please share your knowledge for ASIC flow of design. If i can possible to see the RTL view and debugging the bug, its same like as a fpga tool or different.

Thanks & Regards
Rajavel Ashokraj
 

Synthesis is done using RTL compiler from cadence, Design Compiler (DC) from synopsys. Routing is done by PNR tools Cadence Encounter uses Nanorouter for routing. ICC also have it own routing engine. There are very good documents related to ASIC design are available at below link.

https://www.evlsi.com/viewtopic.php?f=19&t=81
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…