asic design flow for a chip designing

Status
Not open for further replies.

rakesh02

Junior Member level 3
Joined
Sep 17, 2013
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
138
can any one explain the asic design flow in vlsi..
 

hi i am attaching the design flow
 

Attachments

  • design flow.pdf
    389.7 KB · Views: 105

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…