Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
After completion of the circuit (drain resistor(s) and supply voltage)
it's simply a series combination of a common-drain stage and a common-gate stage (resulting in a symmetrical long-tailed pair if both transistors are equal).
thank you .
Through simulation,
The currents in two paths should be same,but different gm.So the offset voltage between differential inputs is large,about 120mv!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
