Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Anybody familiar with Xilinx's EDK and PowerPC in Virtex2Pro

Status
Not open for further replies.

zcq

Advanced Member level 4
Full Member level 1
Joined
Jul 14, 2001
Messages
102
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
619
edk external interrupt

How to enable the CACHE in PPC? And how many interrupt can powerpc in Virtex2Pro has? Can i connect an external interrupt signal directly to the powerpc cpu core?
 

Re: Anybody familiar with Xilinx's EDK and PowerPC in Virtex

zcq said:
How to enable the CACHE in PPC? And how many interrupt can powerpc in Virtex2Pro has? Can i connect an external interrupt signal directly to the powerpc cpu core?

man, I just take the class of v2pro training, it is not as hard I thought before, I hope you take the Xilinx v2pro ppc405 lab seminar. it is very helpful
 

Can i have the lab material? Thanks!
 

Re: Anybody familiar with Xilinx's EDK and PowerPC in Virtex

The cache is managed by MMU. Using EDK, it is transparent to you. PPC405 has only two external interrupt inputs. One is for critical and another is for non-critical. How many interrupts you can use is depend on interrupt controller instead of ppc405.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top