any provision of signal attributes in verilog ?

[nagu guptha]

verilog...

Do we have any provision of signal attributes in verilog, like 'event in vhdl.
Is it possible to check positive edge of clock in behavioural statements like TASK and conditional IF statements.
please do reply.....

 

[jbeniston]

verilog...

'event is similar to @ in Verilog.

@(posedge signal);

Will wait for a postive edge on signal. This can be used in tasks.

 

[nagu guptha]

Re: verilog...

Thank you for replying......,it was a useful information.

 

[flanix]

verilog...

that is right!