Port Map
Advanced Member level 4
- Joined
- Aug 24, 2013
- Messages
- 118
- Helped
- 15
- Reputation
- 30
- Reaction score
- 14
- Trophy points
- 1,298
- Activity points
- 2,089
Hi,
I have the core "EZDMA IP for Xilinx Hard IP" version 1.4.3
I have problems interfacing the PLDA generated core wrapper to Xilinx PCIe Hard Ip.
I want to use xilinx PCIe endpoint block plus version 1.7 but there is some incompatibility!
should I use old versions of xilinx core?
Is there any examples on using ML605 with this PLDA core?
one of important problems is that Xilinx Ip Cores gives a 1 bit input named trn_trem_n but
EZDMA core has a 2 bit output named trn_trem_n(1:0) . how can I connects this ports?
thank for your help.
I have the core "EZDMA IP for Xilinx Hard IP" version 1.4.3
I have problems interfacing the PLDA generated core wrapper to Xilinx PCIe Hard Ip.
I want to use xilinx PCIe endpoint block plus version 1.7 but there is some incompatibility!
should I use old versions of xilinx core?
Is there any examples on using ML605 with this PLDA core?
one of important problems is that Xilinx Ip Cores gives a 1 bit input named trn_trem_n but
EZDMA core has a 2 bit output named trn_trem_n(1:0) . how can I connects this ports?
thank for your help.