any one can help me for frame synchronization in verillog

Status
Not open for further replies.
P

peshawar

Newbie level 1
Joined
Jan 4, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,284
I am working to desing single carrier qpsk receiver in verilog. i need help for frame synchronization in verilog/vhdl
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…