analysis the clk's phase noise on ADC's block performance?

Status
Not open for further replies.

cfft

Newbie level 6
Joined
Jan 15, 2004
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
83
Can anyone help me to analysis the clk's phase noise on adc's block performance in detail? Or is there any analysis article on it?
Much thanks.
 

Re: analysis the clk's phase noise on ADC's block performanc

I also think that clock phase noise in ADC is equivalent to sampling time jitter, thus you can search for some paper about "timing-jitter" or "timing-skew" etc.
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…