Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
That would depend on the MOSFET, and the desired outcome.
Power MOSFETs are not symmetric and they would stand off
the voltage during one (say, positive VD-VS for NMOS) half
cycle but conduct through the body-drain diode when drain
goes negative (seldom a good thing).
There are "photoMOS" type solid state relays that take two
MOSFETs, "butterfly" them about the S/B terminal and pump
the two gates (relative to S) with a photoelectric current
from a LED.
The butterfly arrangement gives symmetric voltage blocking
(at cost of ~2X Rds(on) and the optical-electrical path gives
galvanic isolation between control and power domains.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.