an EDK "Helloworld" example video for someone who need it

Similar threads

• A

  [SOLVED] How to test FPGA before soldering it?

  • Started by aminpix
  • Jul 19, 2024
  • Replies: 12

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  [Merged] Why it cannot be read by Design Compiler? (reading takes too long/stuck)

  • Started by KYLI0418
  • Nov 5, 2024
  • Replies: 12

  PLD, SPLD, GAL, CPLD, FPGA Design
• E

  Which software is used today for logic synthesis? Any recommendation?

  • Started by electronicslab
  • Oct 27, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• C

  need help with verilog coding a morse code to ascii decoder

  • Started by combat5
  • May 28, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• Z

  I need some cheap Zynq FPGA Board.

  • Started by Zerox100
  • Feb 5, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design