AMS Verification without using SystemVerilog

imbichie · Apr 2, 2013

Hi All,

Is there anyone know a standard Verification flow like UVM/OVM in AMS Design verification?

Here i am using the AMS designs either in Verilog-AMS or in VHDL-AMS, but for the verification i must not use the SystemVerilog (otherwise i can adopt the UVM).
So is there any formal flow for the AMS Verification?

Thanks in Advance

TrickyDicky · Apr 2, 2013

Whats the reason for not using SV?

if this is the case, you will have to probably do a lot of the verification flow yourself. There is a very good random number generation package with the OS_VVM (https://osvvm.org/) that you can base your verification modules around.

imbichie · Apr 2, 2013

TrickyDicky said:
Whats the reason for not using SV?

Hi TrickyDicky,

Thanks for your reply, actually my aim is to Verify the AMS design which is in either Verilog-AMS or VHDL-AMS. But if i am using the UVM concepts here its difficult to understand by the AMS Designer, because they also need to use the same verification environment for Bug fixing. So from the AMS designer's side learning a new verification environment like UVM and a language like SystemVerilog is very difficult; that is why i am searching for a new verification environment for the AMS

rwender · Jul 2, 2013

You might want to look at ViaDesigner. This software combines: VHDL, Verilog, SPICE and VHDL-AMS into a unified design and simulation environment. You can download ViaDesigner at **broken link removed**.

AMS Verification without using SystemVerilog

imbichie

Full Member level 6

TrickyDicky

Advanced Member level 7

imbichie

Full Member level 6

rwender

Newbie level 6

Similar threads

AMS Verification without using SystemVerilog

imbichie

Full Member level 6

TrickyDicky

Advanced Member level 7

imbichie

Full Member level 6

rwender

Newbie level 6

Similar threads

Privacy & Transparency

Privacy & Transparency