Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Altium stitching via issue

Status
Not open for further replies.

vikash23

Full Member level 2
Full Member level 2
Joined
Jul 31, 2012
Messages
133
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,298
Activity points
2,676
Hi,

I have used mentor graphics pads logic and layout and have very good experience.

On mentor graphics layout if i need to add a stitching via for a ground copper pour i simply set the via settings under tool via option and on the layout i select the ground copper left click and select via stitching . This will add stitching via to that whole ground copper area

But on the altium i was not able to do in such a way. I was able to select a copper region which has no tracks on both top and bottom and then i was able to add stitching via.

Is there any way I can add stitching via same like mentor graphics pads ?

Please do let me know if you didnt understand my question. let me send a youtube link.

Regards,
Vikash
 

Hi,
I'm not sure I understand clearly what bothering you, but here's my answer:
I Altium VIA stitches (clings) to the polygon or trace beneath them automatically. If you place VIA on two different traces (they cross each other in different layers and are conected to different nets) pop-up menu will appear where your can choose corresponding net. You can connect any VIA in any time to any net using right click menu>propetis>section Propetis> parameter Net (drop-down list).
 
Hi,
I'm not sure I understand clearly what bothering you, but here's my answer:
I Altium VIA stitches (clings) to the polygon or trace beneath them automatically. If you place VIA on two different traces (they cross each other in different layers and are conected to different nets) pop-up menu will appear where your can choose corresponding net. You can connect any VIA in any time to any net using right click menu>propetis>section Propetis> parameter Net (drop-down list).

Hi Vasilevski,

Thanks for your reply.

Please see the following video

https://www.newelectronics.co.uk/electronics-videos/altium-design-secret-17/51478/

The move the polygon and create a copy of that and add a stitching via.

my question is without moving the polygon can I able to select the GND net polygon and add stitching via ?

That is how i do in mentor graphics pads layout.

I previously set the type of via for that concerned net. Here it is GND.

Then on the GND polygon I just select it and left click and give add stitching via which will do the process.
 

Hi again,
What do you want to get at the end: two Polygons stitched by VIAs or a 'thieving pattern' on signal layer? It's not clear for me still. I didn't face with Mentor graphics and it makes things more complicated.
If you want to get stitched Polygons you should have two Polygons which are connected to one Net and are situated on different layers (e.g Top and Bottom). Instead of Polygons can be Fills and Power Planes. Besides, these areas with copper must overlap on different layers. Than you should choose "Tools » Via Stitching/Shielding » Add Stitching to Net" and specify name of the Net which connected to Polygons you want to stitch by VIAs. You can select type of a VIA and specify some dimensions from this same menu. That's it.
If you want to create 'thieving pattern' as shown in the video from your link you must have the same contitions (two Polygons, different layers, overlap, same Net). However, in the video board has traces and footprints on Top layer. So that in this particular case he have to move the Bottom Polygon (which he created) to have ability to create a Polygon on the Top side. Only in this case he will have two overlapped on the different layers Polygons ( existing traces and footprints on the Top layer will not interfere).

In this link https://techdocs.altium.com/display/ADOH/Via+Stitching you can find further information.
Please, pay attention on the "The via stitching algorithm". Seems that it direct answer on your question.
 
  • Like
Reactions: vikash23

    V

    Points: 2
    Helpful Answer Positive Rating

    vikash23

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top