CiccioB
Newbie level 4
- Joined
- Dec 30, 2013
- Messages
- 5
- Helped
- 2
- Reputation
- 4
- Reaction score
- 2
- Trophy points
- 3
- Activity points
- 72
hi.do you want to have 2 pad in 2 layer(top and bottom ) in away that they connect to each other.if yes, have you try the via instead of pad?
...the intention is to have a footprint that adapts SMD components to thru-hole pads...
is your purpose add a free footprint after net list loading to your board?However those footprint are not associated to any net as they are only mechanical footprint that are added to the board but not part of the schematics.
In that case separate pads with same ID do not work because without a net connecting pads you cannot trace nets between SMD pads and thru-hole pads
This solution seems concern to routing scope.
What he want is to perform this association on library scope.
Sorry I could not understand what you did exactly. Did you draw a net between pads in the library? Have you tried placing the resulting footprint on the PCB and see what happens?i draw line between pads on pcb library editor and place it on pcb sheet and dont have any error
no clearance error, no short circuit error
is this on library scope?
...Nets and vias don't seem to make any difference or providing a workaround to the problem...
i draw line between pads on pcb library editor and place it on pcb sheet and dont have any error
no clearance error, no short circuit error
is this on library scope?
I could not see exactly what was suggested on figures above.
The procedure consists to connect not a track to a via, but a via to another via, which have the same pin designator.
Note that the trick is change the layer of via from default Multilayer to Toplayer, and resize its hole to zero. You can also observe that now the via appears as a track and you are able to associate a pin designator to this "track" which was build from a via.
Hi,i think u have a pcb document and load net-list on this and add that footprint on your doc after loading net-list.
that is fault
after loading net-list all of copper layers checked by DRC(Design Rule Check) so when you add a new footprint on pcb doc ,added footprint pads dont have any connections.so in this case all of footprint pads shouldn't have any connection to other pads.even to itself pads.because all of it pads is free.
if you add your footprint to component on SCH doc you don't have any problems.
or when you add new footprint on pcb doc for pads assign nets.even for this footprint:
View attachment 101160
this problem don't relate to tool.
in all of pcb designer softwares that have online error rules check event grew thats action to avoid any short circuit problems.
i dont have any problems for created footprint or ERC on pcb sheet. i think your software have problem.Originally Posted by CiccioB
Hi,
unfortunately even if I add a component with my doubled-pads footprint to schematics on PCB short-circuits are always detected.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?