In my Altium PCB design I have a net P24V_IN. For some reason I dont see the via and polygon of the same net name gets connected. I tried the settings "Pour over same net polygon", and the rule section, connect via's to be buried. Still this doesn't work.