dpaul
Advanced Member level 5
- Joined
- Jan 16, 2008
- Messages
- 1,864
- Helped
- 317
- Reputation
- 635
- Reaction score
- 354
- Trophy points
- 1,373
- Location
- Germany
- Activity points
- 13,493
I am trying to understand how an AHB error response works and have some questions.
The following is an excerpt from the spec.
What is meant here by "error has occured during the transfer"?
I have two use cases in mind:
1. Can an AHB slave signal an error response to the master, when the master tries to write to a read-only memory location within a slave?
2. Can an AHB slave signal an error response to the master (consider 1 M and 1 S scenario), when the master tries to access an invalid slave memory location?
Please enlighten me with the scenarios which can lead the slave in driving the HRESP high.
The following is an excerpt from the spec.
What is meant here by "error has occured during the transfer"?
I have two use cases in mind:
1. Can an AHB slave signal an error response to the master, when the master tries to write to a read-only memory location within a slave?
2. Can an AHB slave signal an error response to the master (consider 1 M and 1 S scenario), when the master tries to access an invalid slave memory location?
Please enlighten me with the scenarios which can lead the slave in driving the HRESP high.
Last edited: