Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

AES 128 bit key schedule encryption

Status
Not open for further replies.
D

Deepak.akon

Newbie level 6
Newbie level 6
Joined
Aug 21, 2011
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,337
I attached my vhdl code for 128 bit aes key schedule. after the simulation it will gives the constant values output.I tried lot of times but still i'm not understood why it gives constant value output.please help me to solve this problem.
 

Attachments

  • keyschedule.vhd.txt
    4.8 KB · Views: 70
  • s_box.vhd.txt
    12.6 KB · Views: 71
  • s_box_4.vhd.txt
    1.3 KB · Views: 62

please anyone help me to solve this problem.........
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top