ADF4110 PLL Reference Clock

Status
Not open for further replies.
A

ali ghafoor

Member level 4
Joined
Feb 11, 2011
Messages
69
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,779
Can I use a Sinewave Clock Reference of +10dBm with ADF4110 with no damage?? I have operated the PLL with 0 dBm Sine wave Reference Clock, that worked fine. What about +10dBm ??
 

Hi,

To answer your question i have to look inti datasheets.
Usually there are "absolute maximum rating" where the input voltage is specified.

What does the datasheet say?

Klaus
 

Datasheet provide maximum rating for CMOS REF clock... For positive cycle it is = 3.3V and for negative cycle it is = -0.3V....With +10 dBm sinewave, positive cycle is OK because peak walue is +1V. But i am confused with negative half cycle. -1V (peak in negative cycle) is out of the limit (-0.3 V)
 

Why on earth do you want to put so much power into a PLL?
Most PLL's are senstitive on clock inputs. How about one or two resistors?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…