Adding parasitic Cap in pre-layout simulation

A

Alice Lee

Newbie level 6
Joined
Sep 28, 2022
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
298
Hi,everyone.
I want to know do u adding some parasitic Caps in ur schematic when running per-layout simu?
How to model these caps? I think they are mainly routing parasitic caps.....
BTW, the process is tsmc28nm HPC
thank u
 

Sort by date Sort by votes
If you have a good guess at layout then do a plate or line capacitance calc. Then use pcapacitor elements for the loading (and do not neglect cross coupling or co-routed lines).

pcapacitors are neglected at LVS so won't bother that if you leave them in by neglect. If you use a variable in the cap value property like (12.3f*useCpar) then you can gang-enable or -disable this and that can help debug parasitics-affected results.
 

    A

    Alice Lee

    Points: 2
    Helpful Answer Positive Rating
Upvote 0 Downvote
thank u.
 

Upvote 0 Downvote
You must log in or register to reply here.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…