Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ADC accuracy - very bad load regulation

Status
Not open for further replies.
R

rajblr

Junior Member level 3
Junior Member level 3
Joined
Apr 11, 2007
Messages
31
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,493
ADC accuracy

Dear members,

i am designing an ADC with onchip voltage refence to improve the accuracy. I have tried implementing a voltage reference which is to be used for ADC, but found to be having very bad load regulation. Can any one suggest me some way to implement a onchip voltage reference with good load regulation without being used with buffer.

TIA
raags
 

ADC accuracy

You can make POT then adjust the voltage.One thing you need to understand the load effect is fixed,then you calibrate accordingly.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top