Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
nobody answer me? I just want to know how to design input/output buffer. As you known,each channel can be set on different data rate( 2.048Mb/s,4.096Mb/s.....) and the rate of input channel may be not macth with that tranmit channel. So there will be many individual fifos for data store. It will occupy much hardware resource(i.e 32 input channels, 32 output channels).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
