about the magnitude of parasitic capacitance between IO pads and FPGA pads?

Status
Not open for further replies.

zhangljz

Member level 5
Joined
Oct 19, 2013
Messages
81
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Visit site
Activity points
648
Hi,

I'd like to simulate the IO buffer. The chip needs input and output from FPGA. Chip package will be PGA. Could anyone tell me the capacitor between IO pads and FGPA in general? several pF or tens of pF, or something others?

Thank you!
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…