Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

about the gate driver of TFT

Status
Not open for further replies.
J

jiangwp

Guest
Newbie level 1
when designing a gate driver of TFT, the high voltage level shift is difficult,

due to the large output channel.

So a small power dissipation level shift is must.

How to design a level shift with little power dissipation is a challenging problem?

Someone has a good ideal ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top