Trunke10
Newbie
- Joined
- Oct 11, 2022
- Messages
- 1
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 8
Hi guys. Recently ive been taking the VLSI course. Recently, were talking about logic gate delays in class. Lecture material says that path effort for multistage logic network is GH=(g1*g2*g3...)*(Cout/Cin) I wonder why it can be done by this. It seems like RC delay time constants are getting multiplied together!