Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About set_max_fanout command in DC?

Status
Not open for further replies.

quan228228

Full Member level 4
Full Member level 4
Joined
Mar 23, 2006
Messages
196
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Activity points
2,571
set_max_fanout

Hi,

The syntax of this command is
set_max_fanout fanout_value object_list

i dont know what is the unit of fanout_value ?


Thanks!

David
 

set_max_fanout synopsys

it is no. of gates ....
so no unit !:D
 

    quan228228

    Points: 2
    Helpful Answer Positive Rating
max fanout

Hi David:
fanout is the number of cells drived by one output signal. just a number , no unit!

Arthur
 
  • Like
Reactions: javasun

    quan228228

    Points: 2
    Helpful Answer Positive Rating

    javasun

    Points: 2
    Helpful Answer Positive Rating
synopsys set_max_fanout

Ok, i see now.

There is another question.

When a net in design has a lot of fanout. the fanout number exceeds the value you designated by command "set_max_fanout". How does DC handle it ?

DC will replicate the net, right? or insert buf.

Thanks!

David

Added after 2 minutes:

Usaully, what is the value of max_fanout ?

If there are some nets, which fanout is more than set_max_fanout, what should we do ?


thanks!

David
 

dc get_ports input ports

pls help me!

David
 

Hey david,
Max fanout load of net is max number of loads the net can drive. DC attempts to ensure that the sum of fanout_load attr for input pins on nets driven by specified ports or nets in the design is less than given value set in set_max_fanout command.

Fanout load value is unit less and its numerical contricution to total fanout load. we will see one example how DC works on this..

Lets say in your design, two inverters in your design ( TSMC_INV1_A1 and TSMC_INV1_A25). fanout_load attr can be found for these by using below commands.
get_attr your_lib/TSMC_INV1_A1 fanout_load
get_attr your_lib/TSMC_INV1_A25 fanout_load

assume these commands returns 0.25 and 3 resp. if you have following in your script, set_max_fanout 6 [get_ports IN1].

DC can load port IN1 with 6/0.25 = 24 TSMC_INV1_A1 cells and 6/3 =2 TSMC_INV1_A25 cells.


Find out the default_fanout_load of library using get_attr your_lib default_fanout_load. Its gives whats the value of your lib setting.

Second choice is, we usually put the restriction as 20 and synopsys recomends till 50 for data paths and ideal for clock and reset paths.

Third choice is, use the graph to find out your design stastics. report_net_fanout -threshold <your threshold value> . Collect the data and analyze , does DC optimizing or where do you need more fanout synthesis and then put realistic value to your design or partiular module.


Best of luck..

Regards,
Sam
 
  • Like
Reactions: smaz

    quan228228

    Points: 2
    Helpful Answer Positive Rating

    smaz

    Points: 2
    Helpful Answer Positive Rating
Incase of high fanout nets reported using report_net, what should be done ?

is there a way to change the number of fanouts in a net?
 

Wenf.Yeh said:
Hi David:
fanout is the number of cells drived by one output signal. just a number , no unit!
Arthur


assume these commands returns 0.25 and 3 resp. if you have following in your script, set_max_fanout 6 [get_ports IN1].

DC can load port IN1 with 6/0.25 = 24 TSMC_INV1_A1 cells and 6/3 =2 TSMC_INV1_A25 cells.

This means that max_fanout has unit consistent with lib cell fanout load.


which one is right?

David
 

hhhhhhhhhh




Added after 56 seconds:

this is i guess helpful for rules of meet
 

Max-fanout is max number of loads the net can drive
 

is it puts limitations only on primary input and output or on any port in our design
 

nikhilindia85 said:
is it puts limitations only on primary input and output or on any port in our design

on input ports or design.


David
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top