about PLL design for PHS, how to achieve locking time <10

Status
Not open for further replies.

lijulia

Member level 3
Joined
Jan 5, 2003
Messages
57
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
468
We are try to develop wireless chip for PHS, but seems there is no time slot when switch RX to TX which is about 21MHz, so the locking time for the PLL is very critical, we even don't know 100us is good enough or not.

Anybody can give the suggestion how to design this PLL?
 

Re: about PLL design for PHS, how to achieve locking time &a

hi lijulia!
we have made a discrete l_band switchable pll by switching time less than 30 us.
Explain me your problem exactly, maybe i can help you.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…