Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About hold margin in timing signoff

Status
Not open for further replies.

littlej_zju

Member level 2
Member level 2
Joined
Dec 5, 2006
Messages
44
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,288
Activity points
1,491
ocv hold margin

In timing signoff condition, there is ocv+100ps hold margin for hold time check.
Where does the "100ps" come from?
Is it related with design speed? (For 400Mhz or 800Mhz design, do they use the same hold margin?)
 

timing hold check

Mintime is frequency independent.

OCV+100ps hold margin is just making hold check more pessimistic in case OCV itself did not account for all process variations.

The 100ps is probably set in your STA script. Timing margin is often inheired from previous project or similar tape-outs.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top