Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about distribute voltage or current in a large chip??

Status
Not open for further replies.

tkevin73

Newbie level 4
Newbie level 4
Joined
Oct 13, 2005
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,326
hello!!

How do we distribute voltage or current references in a large chip?
 

design a ldo or dc-dc
 

First, your question is very tricky as you have a LARGE chip.
For a large chip, you may have multiple VDD/VSS.
Then for each pair VDD/VSS, you put your blocks close to that pair and route power/ground signals to those blocks. For example, PLL use PLLVDD/PLLVSS.
However, for stable output with low noise and high PSRR, you may need a seperate LDO/DC-DC converter for each power pair in order to form a power management system on a LARGE chip.
Current on the other hand can be generated from BANDGAP that already have in LDO or from PTAT current mirrors. Don't try to flush bias voltage from current mirrors to all other blocks that scatter around the chip and that way, you will lose voltage margin as there is R drop across signal lines. Always flush current instead of voltage and regenerate the voltage right inside the necessary block to create final biasing. Since for LARGE chip, you cannot have a single current generator, separate each bias generator that close to your necessary blocks to minimize noise coupling across the chip.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top