Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

About behavior modelling of ADC

Status
Not open for further replies.
V

VINAY_RAO

Junior Member level 2
Junior Member level 2
Joined
Jul 24, 2009
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
IITG
Activity points
1,510
In behavior modelling of flash ADC,by simulating the idea of architecture ,is it possible to predict the resulting sampling frequency of the ADC???.
We need to include real time delays while simulating to anticipate the sampling rate for the architecture we selected??
 

It would just be as good as a guess. My suggestion is that you try a quick design of the most critical blocks and see what you get.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top