Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sps stands for "samples per second" - this is the sampling frequency.
In most ADCs (pipeline, flash, two-step,...) the sampling frequency is equal to the clk frequency. There are other ADCs (SAR ADCs for example) where the sampling frequency is a number of times lower than the clock frequency of the ADC.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
