Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

a question of simulation with Modelsim

Status
Not open for further replies.
B

brianhe

Junior Member level 1
Junior Member level 1
Joined
Jul 4, 2002
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
247
I run simulation in batch mode with Modelsim and the source code is verilog.
On some conditon, I use "examine top/sub1/subx/signal1(3:0)" to capture the lowest 4bits value of signal1(63:0) and output it to a file .
But every time I got all the 64bits, that is not I want.

How can I do and who can help me?
Thanks
 

Looks like a bug to me. Report it to Mentor.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top