Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A question about delay of NAND gate

Status
Not open for further replies.
I

incol

Full Member level 2
Full Member level 2
Joined
Jan 18, 2005
Messages
143
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Visit site
Activity points
1,077
If A and B are NAND inputs, by the normal structure, the delay from A and B to output are different, is there any method to let delay of them to be equal? thanks a lot!
 

Hi, KerimF
thanks, but i don't understand what does it mean
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top