Check out www.opencores.org for free HDL implementations of various processor architectures. If you have never done a CMOS run or don't have access to uber-expensive ASIC design tools you can start by using free FPGA tools and later switch to Alliance CAD which comes with a free VHDL-to-RTL compiler
But in road map for CMOS RISC project I have nothing to do with VHDL Implementation. Through VHDL implementation, RTL generated will be completely dependent on the coding efficiency and I think it will not do for me.
I want a complete CMOS approach for this implementation.