Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

8-bit current-steering output glitches issue-help

Status
Not open for further replies.

neter

Member level 2
Member level 2
Joined
Jul 15, 2004
Messages
46
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
341
Dear all,

I'm design a 8-bit current-steering DAC,but,the ouput exist glitch always.

How to do reduce current cell output glitch?

Thanks a lot.
 

Try to add dummy mos at drain side of switch mos.
 

In MOS, glitch will be there. To reduce, you can go for timing analysis of the switches those are controlling the current to the out put (as current steering). If two switches are off at a time and then one is turned on, the amount of glitch will be greater. You can reduce this by timing analysis.
 

Dear surajit & nathanee,

Thanks a lot.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top