Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Reply to thread

Yes the solution is inverting, the extra input just to bias the single supply OpAmp

configuration into its output operating range. So with all outputs at 0 the bias value

raises the output to its max design value. Then the other inputs, as they increase, drive

the output negative from that high design point. To a lowest value, for processor

compatibility, to no lower, more negative, than ground.


Part and Inventory Search

Back
Top