Jadeit
Member level 5
- Joined
- Feb 10, 2017
- Messages
- 84
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,286
- Activity points
- 2,191
OK 5W load on 12V is current 420mA, TI in the TPL7407L datasheet does not list the Rdson transistor in the IC, it uses marketing words like " Power Efficient (Very low VOL)". According to the Figure 1 is Rdson on 70C 2Ohm. For current 420mA is power dissipation 350mW, for 3 active transistor I have 1W power dissipation on SOIC 16 .Hi,
I can´t follow your worries. Show your math. Refer to the datasheet.
Klaus
Sharing ports does not reduce the total power dissipation in the package. You must give more specific design limits before you can clearly choose from all the options given to you. I think a conservative max Tjcn at 150 to 200'C rise /W will be a gating item along with total costs.
How did you reduce voltage drop from 0.8 to 0.2 with 2 shared switches from that datasheet? They act like fixed RdsOn @ some Temp.Driving 3 x 420mA using 3 ports , the voltage drop at each port is 0.8V, gives a total of 3 * 0.8V * 0.42A = 1.01W
Driving 3 x 420ma using 6 ports (two shared each) the voltage drop becomes 0.2V and thus gives a total of 6 * 0.2V * 0.21A = 0.5W
So in my eyes sharing ports reduced the total power dissipation to 50%. Where am I wrong?
Klaus
Typo:How did you reduce voltage drop from 0.8 to 0.2 with 2 shared switches from that datasheet? They act like fixed RdsOn @ some Temp.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?