corpuralx
Junior Member level 3
- Joined
- Oct 12, 2013
- Messages
- 26
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 253
AND delayed by FF clocked on opposite edge, or 3 input GATE including inverse clock or brute force adding a 0.1 uF cap on MR to prove it is a glitch.
brute force adding a 0.1 uF cap on MR to prove it is a glitch.
add a 100 Ohm resistor in series with the MR pin of the counters. At the junction of the resistor and the MR pin, add a capacitor to ground. I would suggest starting with 100pF and if necessary increasing the value up to about 1nF
You cannot use TCU to step the next stage as it only generate a clock pulse when changed from 9->0.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?