synopsys memory bist insertion flow

[qjlsy]

synopsys memory bist

Can anybody share his synopsys memory bist insertion flow?

Synopsys has many tools relate to DFT insertion, such as DC, DFT compiler, BSD compiler, SocBist deterministic logic bist generator, TetraMAX ATPG generator and so on.

So if I want to do memory bist insertion, what steps should I follow in sysnopsys flow? Can anybody offer some papers about the operation? Thanks a lot!

 

[dr_dft]

synopsys mbist

Although most experienced dft folks will tell you the current synopsys memory bist solution is not sufficient, you can still use it for simple designs where quality is not critical (e.g. consumer electronics).
The synopsys memory bist is part of DesignWare, so it is as simple as instantiating the DesignWare component. Check with your DesignWare documentation under Test.
If you care about quality, consider more complete memory BIST solutions like LogicVision or Mentor Graphic's MBISTArchitect.

 

[matthew_wang]

synopsys bist

Where could I find the cadence dft flow?

 

[oxford]

tetramax memory bist

It's very kind that you share this kind of pdf,
thx a lot.

 

[joe2moon]

synopsys mbist

I have heard that DFT Compiler will not support DesignWare memory BIST anymore from 2006.06.

Is it true ?
-----------------------------------------------------------------------------

If yes, then what's Synopsys next memory BIST solution ?

Thanks in advance.

 

[HolySaint]

memory bist solution cadence

I cant do mbist for rom
have a look