Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Stability - CMOS constant transconductance bias ?

Status
Not open for further replies.
C

cmos_ajay

Full Member level 2
Full Member level 2
Joined
Jan 30, 2007
Messages
126
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,247
Attached is a constant gm bias circuit (gm = 1/R )
There are 2 loops in this circuit.
Where should i cut the loop to check stability in Cadence ?
 

Attachments

  • gm_R.JPG
    gm_R.JPG
    105.3 KB · Views: 169

Re: stability - cmos constant transconductance bias ?

Always cut a loop between a low impedance output and a high impedance input (so you won't change the output load too much).

To check the impact of both the positive and negative feedback loops at the same time, cut directly at the output of the amp:constant-gm-bias-circuit.jpeg
 
  • Like
Reactions: cmos_ajay

    C

    cmos_ajay

    Points: 2
    Helpful Answer Positive Rating
    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top