Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pre analysis of decoupling capacitor

Status
Not open for further replies.

Bjtpower

Full Member level 5
Full Member level 5
Joined
Dec 24, 2015
Messages
297
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
3,893
Hello Friends

How we can choose the decoupling capacitor before designing micro controller related circuits..??

Are there any methods which tell us to put a particular capacitor while making the PCB..??

I often understand that there should be provision for the Decoupling capacitor..?

Regards

Marx
 

Please be specific on the question. Specify which rail , for which processor/MCU/ADC/Chip. It should be appiled any of the previous combinations.
 

Hi,

There are already a lot if discussions about this topic.
Just follow the links in the box "similar threads".
Or do a forum search on your own.

Klaus
 

it is on VDD of the microcontrollers..??

Klauus:
I read the similar threds, i coudnt find my answers
 

There is no exact science or formula to calculate decoupling capacitor values and in any case, unless you spend a fortune, the value tolerance of suitable capacitors is quite wide.
Think of the decoupling capacitor as a reservoir of power placed at the point where it is needed most, right at the power pins of the processor. The exact current consumption of the processor is very difficult to predict as it depends on so many factors, clock speed, instructions being executed and load on the pins for example, so the minimum capacitor value would be a moving target to find.

If you used 50 liters of water a day, you wouldn't build a 50L reservoir to hold it, you would make one much bigger to eliminate the risk of running dry. In the same way, decoupling capacitors are made big enough to cater for worst case and then a bit more. Manufacturers usually suggest minimum values and in most cases will advise you use more than one capacitor in parallel, for example 10uF electrolytic and 100nF ceramic. The 10uF is the main store of local energy but due to the construction of most electrolytic types, they are not good at releasing energy very rapidly (in the nS/uS scale) whereas ceramic types are very good in that respect. A combination of the two types is used to cover all eventualities.

Brian.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top