p11
Banned


Please someone suggest me that what error mainly causes this type of simulation output in ISE 9.1 VHDL./Usually the simulation screen is green black combination , nut just due to assignment of a signal in the sensitivity list of a process , it turned totally black as shown above although the output showing is error free