shaiko
Advanced Member level 5
Hello,
Is the following legal in VHDL?
Is the following legal in VHDL?
Code:
process ( clock ) is
begin
if rising_edge (clock) then
y ( to_integer ( pointer ) + 8 downto to_integer ( pointer ) ) <= x ; -- pointer isn't a constant
end if ;
end process ;