Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Possible solutions to Input parasitic capacitance problem

Status
Not open for further replies.

Indrajit Das

Newbie level 6
Newbie level 6
Joined
Jul 2, 2013
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,413
Hi experts,

I am designing a SAR ADC in gpdk 180 nm technology. Now, I have designed all the sub-blocks of a SAR ADC like comparator, SAR logic etc. Now, the problem that I am facing is that the DACout voltage is not settling to exact voltage values that they are supposed to during the clock on state. In the clock off state, the DACOut voltages settle to prpper values.

Now, after analysis, I have found that the parasitic capacitance of the comparator is causing the issue. As the unit capacitance of the DAC is comparable to the parasitic cap of my designed comparator, charge sharing is happening. The reason I am so sure is that if I increase the unit capacitance of my DAC 10 times, voltages settle perfectly. But, I can't increase the unit capacitance value at this point because of the area and power specifications that I need to meet. Another way around the problem can be to redesign the comparator to ensure less parasitic cap at the input side. This can be one option but I am not sure about the extent of parasitic cap reduction that would be possible.

My question is, is there any other solution to this problem apart from redesigning either the comparator or the DAC?? Like, is there any way by which I can separate the two blocks in a way so that the DAC does not face the parasitic capacitance of the comparator side by using some sort of buffer or voltage follower may be.....please suggest everyone. I am using DAC unit capacitance as 10fF.

Thanks & Regards,

Indrajit
 

10fF unit cap in a 180nm process tech. actually is a very low value: all I know (and realized) in this tech. had unit caps between 50 and 150fF.

With 10fF unit cap - even with a low input cap comparator - you'll always have problems with the parasitics, fighting against required accuracy resp. resolution - at least for a resolution (1 out of) > 4bit. Standard extraction tools (Diva, Assura, Calibre) probably aren't good enough to realize adequate balancing of parasitics (painful & exhausting), together with the real caps.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top