2x1 mux using half adder

Similar threads

• E

  Design approach for a interface mux

  • Started by er.akhilkumar
  • Jun 16, 2024
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• B

  Question Regarding Using Older nxtgrd Files with StarRC

  • Started by BrownieHaHa
  • Oct 10, 2024
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• N

  Question about creating a LIB file for custom SRAM macro using siliconsmart/primelib

  • Started by Newyoo
  • Nov 26, 2024
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• K

  Unable to Dump VHDL Design Signals in VCD file Using VCS

  • Started by Kashif Minhas
  • Oct 22, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• T

  How to make the sub power domain and top power domain using same vss vdd

  • Started by themanh246
  • Dec 12, 2024
  • Replies: 10

  ASIC Design Methodologies and Tools (Digital)