Regarding Negative edge D flip flop with synchronous active low set

[Abdul mohsin]

Negative edge D flip flop with synchronous active low set

can any one draw the circuit of Negative edge dff with synchronous active low set ..actually i draw the circuit but am getting the wrong outputs by using the tool..so can any one suggest r any link for this cell....

 

[prestonee]

i was about to do this for you but i did mine using pass logic, i expect you want full cmos...

- - - Updated - - -

Ok had to go back to the good ole basic cmos digital book, i work more in the realm of analog. but it seems pretty simple to me, if you take a normal negative edge triggered dff made of 2 dlatches, simply break the internal net that connects the 1st dlatch Q to the 2nd dlatch D, insert an and2, make the other and2 input your clrb(clr via inverter). this will make clear bit do nothing until clk goes to 0, at this point the output will be set to 0.

 

[Abdul mohsin]

I drawn this circuit would u please suggest me,which book i hav to refer can u give me guidence...am attaching file.check once

 

[prestonee]

Here is a quick barely readable scribble


- - - Updated - - -

Opps i just realized you wanted an active low set, not a reset,

to convert use a nand.

 

[Abdul mohsin]

is it correct brother? am sending as screenshot plz go through it?

 

[prestonee]

Yes that works but replace your OR with a NAND, tap off Qb instead of Q and rust Set straight to the nand, this will save 2 inverters.

 

[Abdul mohsin]

Am Abdul regarding Neg edge Dff Synchronous with Active low set.I already send about this cell. But am getting wrong output it is working as latch...can u please give suggestion brot.I am sending screen shot please reply me brother.

- - - Updated - - -


Am Abdul regarding Neg edge Dff Synchronous with Active low set.I already send about this cell. But am getting wrong output it is working as latch...can u please give suggestion brot.I am sending screen shot please reply me brother.

 

[prestonee]

can you show circuit that you are using for this as well?

- - - Updated - - -

Is hard to believe this is the same circuit, you are showing the output of a d latch changing while the clock is being held constant... is suspicious
-Pb

 

[Abdul mohsin]

regarding negative edge dff synchronous with active low set

 

[prestonee]

You drew the correct schematic, but the definition of a D latch is that when clock is low Q will not change, the question is why is your latch not working, I would try to verify the latch by itself. possibly you have miss wired in schematic? maybe something wrong with the delays ?

 

[Abdul mohsin]

You drew the correct schematic, but the definition of a D latch is that when clock is low Q will not change, the question is why is your latch not working, I would try to verify the latch by itself. possibly you have miss wired in schematic? maybe something wrong with the delays ?

Is this circuit correct only na.K Actually i am not missed any wire brother . I am sending Screenshot which i drawn go through once.

- - - Updated - - -

You drew the correct schematic, but the definition of a D latch is that when clock is low Q will not change, the question is why is your latch not working, I would try to verify the latch by itself. possibly you have miss wired in schematic? maybe something wrong with the delays ?

Is this circuit correct only na.K Actually i am not missed any wire brother . I am sending Screenshot which i drawn go through once.

- - - Updated - - -

You drew the correct schematic, but the definition of a D latch is that when clock is low Q will not change, the question is why is your latch not working, I would try to verify the latch by itself. possibly you have miss wired in schematic? maybe something wrong with the delays ?

Is this circuit correct only na.K Actually i am not missed any wire brother . I am sending Screenshot which i drawn go through once.

 

[prestonee]

screenshot is too small cant see sorry